We describe a simple and scalable method for the transfer of CVD graphene for the fabrication of field effect transistors. This is a dry process that uses a modified RCAcleaning step to improve the surface quality. In contrast to conventional fabrication routes where lithographic steps are performed after the transfer, here graphene is transferred to a pre-patterned substrate. The resulting FET devices display nearly zero Dirac voltage, and the contact resistance between the graphene and metal contacts is on the order of 910 ± 340 Ω µm. This approach enables formation of conducting graphene channel lengths up to one millimeter. The resist-free transfer process provides a clean graphene surface that is promising for use in high sensitivity graphene FET biosensors. 
I. INTRODUCTION
Graphene, a single planar sheet of carbon atoms has attracted great attention due to its remarkable electrical properties 1 . Large area graphene channel field effect transistors (FET) with pristine surfaces (as characterized by a Dirac voltage close to zero gate-bias), with low noise, and operated in liquid-gating mode, are attractive for biosensing applications [2] [3] [4] [5] [6] [7] . Graphene grown through chemical vapor deposition (CVD) 8, 9 can be employed for scaling up graphene channel devices to arbitrarily large dimensions.
By scaling up the sensor size, the baseline noise level can be reduced 5, 10 and the devices can be easily adapted for liquid-gated bio sensing applications. Methodologies currently used to transfer CVD graphene require wet chemical etching of the metal substrate on which the graphene is grown and involve the use of polymethylmethacrylate (PMMA) as a support layer to facilitate transfer to the target substrate. This process is problematic for two reasons: 1) The etching process can produce residues that become trapped at the graphene-substrate interface.
2) The use of PMMA introduces contaminates on the topside graphene surface, degrading the electrical performance of the transistors. Moreover, to fabricate devices in the conventional process, graphene is transferred first followed by the patterning of electrical contacts. Patterning exposes the graphene to polymers that necessitate additional cleaning steps to achieve desirable electrical properties such as a low gate voltage at which the minimum conductance ("Dirac peak") is manifested. A high quality transfer of CVD graphene for FETs has been demonstrated using a modifiedRadio Corporation of America (RCA) cleaning method that removes contaminations from the conventional wet chemical etching transfer method 11 . Though this approach provides a clean graphene-substrate interface, it requires the use of a polymer layer to achieve both the transfer of the graphene and the subsequent patterning of electrical contacts. Imperfect removal of the polymer from the top-side of the graphene often results in a residue that compromises the graphene surface quality and the electrical characteristics of the resulting transistor-device. Annealing at high temperature in a H 2 /Ar atmosphere can remove most of the polymer [12] [13] [14] , but the trace residues result in variable
and often large values of the gate voltage at which the Dirac peak is observed. These characteristics limit the sensitivity of graphene-based sensors [2] [3] [4] [5] [6] [7] . Thus it was seen to be desirable when devising high sensitivity graphene sensors to develop a "resist-free" approach for both the graphene transfer and post transfer processes.
Dry transfer of graphene using polydimethylsiloxane (PDMS) [15] [16] [17] [18] [19] [20] [21] [22] , thermal release tape [23] [24] [25] , electrostatic process 26 and pressure sensitive adhesive 27 have also been reported.
Although dry transfer printing of graphene can provide a nearly contamination-free surface, again these approaches require post-transfer patterning and exposure to resists. In this paper we report a reliable method for CVD graphene transfer, using a combination of dry transfer by PDMS, and a modified-RCA-cleaning approach. In contrast to the previous reports, we employ PDMS assisted graphene transfer to pre-patterned sourcedrain electrodes on Si/SiO 2 wafers, which circumvents contact between lithographic resists and graphene. This method is scalable and graphene channel FETs with channel lengths as large as one millimeter can be fabricated. Transistor transfer characteristics 
II. EXPERIMENTAL
Our graphene transfer process is schematically depicted in Fig. 1 . It begins with the growth of graphene films on Cu foils using CVD 8, 9 and the films obtained were characterized by SEM and Raman spectroscopy. The carbon deposition on the back-side of copper foil was removed by etching using oxygen plasma. Self-prepared PDMS as well as commercially available PDMS (thickness ~50 m) material (Gelfilm from Gelpak) were used for the graphene transfer with equal success. The Cu/graphene stack was placed on a PDMS block, with the graphene face in contact with the PDMS. The copper foil was gently pressed using a Teflon roller to adhere the graphene face to the PDMS. Electrical measurements were performed at room temperature under ambient conditions.
Contact resistance values are generally measured using a transfer length measurement (TLM) method 28 . We fabricated a TLM structure with varying channel lengths (5 to 30 m in steps of 5 m) on a Si/SiO 2 wafer using Ti/Au metal contacts.
Graphene was stamped over the array after carrying out the cleaning by following our modified-RCA method described earlier. Then the graphene was etched to obtain a rectangular sample of width (W) 50 m as follows: a thin layer of aluminum (20 nm) was deposited on graphene to avoid direct contact with photoresist material. Then the photoresist was spin coated over the graphene-aluminum composite. Photolithography was used to define the channel region, exposing the resist and aluminum. The exposed resist and aluminum was removed by developer solution and the exposed graphene was etched using oxygen plasma. Finally, the aluminum and resist on top of the graphene layer were removed by flood exposure and subsequent treatment with developer solution.
This method did not introduce additional contaminants in the graphene channel.
RESULTS AND DISCUSSION
The devices were electrically characterized by measuring source-drain current (I SD ) as function of back gate bias (V G ) for fixed source-drain voltage (V SD = 50 mV).
The gating curve for a device transferred after the use of a conventional Cu etching method, without the modified-RCA cleaning step is shown in the inset of Fig. 2a . The absence of the Dirac peak is an indication that the graphene layer is highly contaminated.
Devices fabricated with the commonly used wet transfer method, where the graphene/polymer stack is scooped up over pre-patterned electrodes after the modified-RCA cleaning steps, also showed a similar response. In contrast, the dry transfer of graphene films to the patterned substrate (and subsequent modified-RCA cleaning)
consistently produces devices with low Dirac voltages (Fig. 2a, 2b ). This indicates that devices prepared in this fashion are much cleaner than those transferred without modified-RCA cleaning or by the conventional process. respectively and C G is the gate capacitance (11.6 nF/cm 2 for 300 nm SiO 2 ). Under ambient conditions, a mobility of 1240 cm 2 V −1 s −1 was observed. Although the mobility is lower than the best reported mobility of CVD grown graphene 29 , it is comparable with the devices fabricated via the modified-RCA cleaning method 11 . Though methods are well established for growing graphene over large length scale by CVD 8, 9 , most devices have been limited to micrometer lengths 5, 6 . In order to explore the possibility of large-area device fabrication for improved (bio) sensing, where a shift in Dirac peak gate voltage is monitored, FETs were made using the transfer method described above while scaling-up the graphene channel length from 50 m to several millimeters. Fig. 3a shows I SD -V G measured in a graphene FET device array for different channel lengths. All the devices with a channel length up to 1000 m show a Dirac peak, and V Dirac is observed at less than 4 V gate-biases across the array. The morphology of the graphene film on the Si/SiO 2 substrate was analyzed using AFM and the image obtained (area: 10 m 2 ) is shown in Fig. 3b . From the image, the surface is found to be nearly flat with a surface roughness of about ± 3 nm. Rips and wrinkles in the transferred graphene are observed, but the graphene sheet is electrically continuous over lengths exceeding one millimeter. The rips and wrinkles may have occurred during Cu/graphene/PDMS assembly preparation step. Surface analysis was done using SEM, and a similar morphology was observed (see section 2 of supplementary information). The methodology followed in the majority of reported works (that measure the electrical properties of graphene) involve the transfer of graphene followed by deposition of the metal contacts. In contrast, one of the novelties of our method lies in the transfer of graphene on to pre-patterned metal contacts. The benefit of this approach compared to the reported methods was evaluated by measuring the metal-graphene contact resistance. 
III. CONCLUSION
We have demonstrated a simple, scalable CVD graphene transfer method employing a combination of dry transfer and modified-RCA cleaning methods. In contrast with the conventional fabrication approach, graphene was transferred to a prepatterned substrate. FET devices exhibited Dirac voltage close to zero gate bias, and the contact resistance between the graphene and metal was measured as 910 ± 340 Ω µm.
This approach enables the FET channel length to be scaled up to devices of length one millimeter. Also, the absence of any resist layers during fabrication steps guarantees a cleaner graphene surface as characterized by a low V G at which the Dirac peak occurs.
Chemical and bio-sensors which rely on the shift of the V G associated with the Dirac peak would benefit from the device characteristics obtained by following our improved procedure.
